aboutsummaryrefslogtreecommitdiffstats
path: root/generate.py
AgeCommit message (Collapse)AuthorFilesLines
31 hoursValidate dimensions in the daemon /generate pathDanilo M.1-4/+5
The one-shot CLI already rejects non-multiple-of-8 width/height up front, but the daemon passed them straight through, so an odd dimension over HTTP produced a downstream 500 or garbled output instead of a clear error. Add the same %8 check to /generate, returning 400 with a specific message. Also correct the generate.py scope comment: the registry now holds SDXL-architecture fine-tunes, not just SDXL base. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
31 hoursFix pony repo and surface daemon swap failures (Arc integration)Danilo M.1-1/+1
Integration on the real Arc B580 uncovered two issues: - The pony repo AstraliteHeart/pony-diffusion-v6-xl is gated (HF returns 401 Repository Not Found), so swaps to it failed. Point the pony key at kitty7779/ponyDiffusionV6XL, an ungated diffusers-format mirror with safetensors weights that loads cleanly via the existing fp16 fallback. - The wrapper swallowed a failed model swap: under set -e the unguarded swap curl aborted the script with exit 0 and no message. Capture the /model response and HTTP status, print the daemon's error, and exit 1 when the swap does not return 200. sdxl, realvis, and pony all verified end to end (one-shot + daemon), output owned by the host user, peak within the 12GB budget. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
32 hoursAdd -m/--model flag to one-shot CLIDanilo M.1-2/+8
Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
32 hoursRefactor build_pipe to take a model key with fp16-variant fallbackDanilo M.1-9/+16
Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
32 hoursAdd model registry and resolve_model with valid-key errorsDanilo M.1-1/+13
Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
32 hoursAdd width/height flags and correct default host pathsDanilo M.1-3/+23
Pre-plan prep: -W/-H flags on generate.py with multiple-of-8 validation, generate() gains width/height params, copyright line normalized, and the wrapper defaults updated to the real host output/cache paths. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
3 daysInitial commit: local SDXL image generation on Intel Arc B580Danilo M.1-0/+128
Containerized SDXL-base generation targeting a 12GB Arc B580 under Slackware. The container carries the Intel Level Zero runtime the host distro does not package; the fp16-fix VAE removes the fp32 upcast that would otherwise OOM at decode. - imggen: host wrapper (GPU passthrough, /out bind-mount, model cache) - generate.py: in-container XPU pipeline, scope-bounded to SDXL base - Dockerfile: pinned to the known-good torch-XPU / diffusers stack - README.md, CLAUDE.md: rationale, limits, and version-pinning notes Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>